GET THE APP

Design a floating-point fused add-subtract unit using verilog | Abstract
Scholars Research Library

Scholars Research Library

A-Z Journals

+44 7389645282

Archives of Applied Science Research

Abstract

Design a floating-point fused add-subtract unit using verilog

Author(s): Mayank Sharma, Aswani Sengar and Prince Nagar

A floating –point fused add subtract unit is described that performs simultaneous floating –point add and subtract operations on a common Pair of single –precision data in about the same time That it takes to performs a single addition with a Conventional floating –point adder. Placed and routed in 45nm process. So that there will be less consumption of memory as well as power.